PATENT

109/690580 09/690580 10/17/00

Sheet <u>1</u> of <u>1</u>

FORM PTO-14 (Rev. 7-80)	dified)	Atty Docket No. NSC1-H1500 (P04802)			Appln. No.				
	INFORMATION DISCL	Applicant(s) VLADISLAV VASHCHENKO ET AL.							
(Use severa	ts if necessary)	Filing Date Group							
		herewith							
U.S. PATENT DOCUMENTS									
*Examiner Initials		Document Number	Date	Name		Class	s Subclass Filing Da		g Date
	AA								
	AB								
					···				
FOREIGN PATENT DOCUMENTS									
*Examiner Initials		Document Number	Date	Countr	Country		Subclas	Trans	lation NO
	AC ~							1	
								1	
OTHER DOCUMENTS									
DE	AD G. Croft et al., ESD Protection Techniques for High Frequency Integrated Circuits, Microelectronics Reliability 38, 1998, pp. 1681-1689.								
Dt	AE	J. Z. Chen et al., Design and Layout of a High ESD Performance NPN Structure for Submicron BiCMOS-Bipolar Circuits, 34th Annual IEEE International Reliability Physics Symposium Proceedings, 1996, pp. 227-232.							
DF	AF	J.C. Bernieret al., A Process Independent ESD Design Methodology, IEEE International Symposium on Circuits and Systems Proceedings 1, 1999, pp. 218-221.							
DF	AG	W.D. Mack et al., New ESD Protection Schemes for BiCMOS Processes with Application to Cellular Radio Designs, IEEE International Symposium on Circuits and Systems 6, 1992, pp. 2699-2702.							
					·	-			
Examiner Date Considered									
De Stai 9-27-01									
Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to									

NSC\IDS.MRG

Rev. 02/20/98